

## Ch. 5 Static Op Amp Limitations

Idea: Study one limitation at a time, assuming that the Op Amp is otherwise ideal.

- input bias current  $I_B$
- input offset current  $I_{OS}$
- input offset voltage  $V_{OS}$
- thermal drift  $TC(V_{OS})$
- CMRR, PSRR
- gain nonlinearity.

5.2. Input bias ( $I_B$ ) and offset ( $I_{OS}$ ) currents

(3)  $I_P, I_N$  input Opamp currents.

- base current for biasing  $Q_1, Q_2$  in forward active region.
- they are mismatched due to mismatches in the two halves.

Definitions:

$$I_B \triangleq \frac{I_P + I_N}{2} \gg I_{OS}$$

$$I_{OS} \triangleq I_P - I_N \rightarrow 0$$


Typical values:

$$I_B = 80 \text{ nA} \div 500 \text{ nA}$$

$$I_{OS} = 20 \text{ nA} \div 200 \text{ nA}$$

Errors caused by  $I_B, I_{OS}$ : use two representative cases:

(a)



$$V_O = \left(1 + \frac{R_2}{R_1}\right) V_P + R_2 \cdot I_N$$

$$V_O = R_2 I_N - \left(1 + \frac{R_2}{R_1}\right) \cdot R_P \cdot I_P \triangleq E_O$$

$$E_O = \left(1 + \frac{R_2}{R_1}\right) \left[ (R_1 || R_2) I_N - R_P \cdot I_P \right] \triangleq \text{output error}$$

- In the absence of any input signal  $\Rightarrow$  we have  $E_O$  at output. This  $E_O$  is unwanted  $\triangleq$  output dc noise. To get rid of it:

(1) Method 1:


$$E_O = \left(1 + \frac{R_2}{R_1}\right) \left\{ \left[ (R_1 || R_2) - R_P \right] I_B - \left[ (R_1 || R_2) + R_P \right] \cdot \frac{I_{OS}}{2} \right\}$$

Minimized/eliminated by taking  $R_P = R_1 || R_2$  !  
much smaller anyway!

and/or

(2) Method 2: scale down resistances. (power consumption will increase)  
 $\Rightarrow R_1 || R_2$  decreases a lot

6



$$v_N = v_P = -R_p \cdot I_P$$

KCL:

$$I_C = \frac{v_N}{R} + I_N = \frac{1}{R} (R I_N - R_p I_P) \Rightarrow$$

$$\Rightarrow I_C = \frac{1}{R} \left[ (R - R_p) I_B - (R + R_p) \frac{I_{os}}{2} \right]$$

$$\Rightarrow v_O(t) = E_O(t) + v_O(0)$$

↑ value of  $v_O$  at  $t=0$  (initial condition/value)

$$E_O(t) = \frac{1}{RC} \int_0^t \left[ (R - R_p) I_B - (R + R_p) \frac{I_{os}}{2} \right] d\tau$$

≙ output error unwanted!

It's a ramp voltage.

≙ input error is integrated over time and out will be saturating to  $V_{set+}$  or  $V_{set-}$  because  $I_B, I_{os}$  are relatively constant.

- Get rid of  $E_O(t)$ :
- 1) install dummy resistance  $R_p = R$ !
  - 2) component scaling also.

### 5.3 Low input-bias current ( $I_B$ ) Op Amps

Exercise! Techniques to keep  $I_B, I_{os}$  as small as possible.


Note: disadvantage of JFET and MOSFET Op Amps is that  $I_B$  varies with temperature, even though it's small (Fig. 5.9).

### 5.4 Input offset voltage $V_{os}$ → could be $\mu V \div mV$ range!!!


- if you short inputs of the Op Amp → output ≠ zero!
- due to inherent mismatches of the input-stage ⇒  $v_O \neq 0$  for zero input ⇒ i.e. inputs should together.

$$v_O = a(v_P - v_N) \neq 0$$

- To force  $v_O$  to zero a correcting voltage will have to be applied at the input. This amount is the  $V_{os}$ , the **input offset voltage**.




Example:  
 $\mu A 741C V_{os} = 2mV$




Effect of  $V_{os}$  is that the VTC characteristic is shifted!  
New VTC is  $v_O = a [v_P + V_{os} - v_N]$  (1)

Errors caused by Vos



$$v_o = E_o = \left(1 + \frac{R_2}{R_1}\right) V_{os}$$

Output Errors →



$$I_C = I_R = \frac{V_{os}}{R}$$

$$v_o(t) = E_o(t) + v_o(0)$$

$$E_o(t) = \frac{1}{RC} \int_0^t V_{os} dt$$

Important: Vos is dependent on a couple of factors:

1. Thermal Drift: Vos is temperature dependent.

Temperature coefficient  $TC(V_{os}) \triangleq \frac{\partial V_{os}}{\partial T}$   $\left[\frac{\mu V}{^\circ C}\right]$  (2) ( $5 \mu V/^\circ C$  typically)

Effects that can be modeled/captured by Vos:

• CMRR

Practical opamps are sensitive to common-mode input voltages.

$$v_{cm} = \frac{v_p + v_n}{2}$$

Transfer characteristic in this case is:

$$v_o = a(v_p - v_n) + a_{cm} \cdot v_{cm}$$

$$= a \left[ (v_p - v_n) + \frac{a_{cm}}{a} \cdot v_{cm} \right] = a \left[ (v_p - v_n) + \frac{v_{cm}}{CMRR} \right] \quad (3)$$

$\frac{a_{cm}}{a} \triangleq \frac{1}{CMRR}$  definition      compare to (1)

Great idea: Sensitivity of  $v_o$  to  $v_{cm}$  could be modeled with an input-offset voltage term of value  $\frac{v_{cm}}{CMRR}$ ! Nice!

⇒ Second definition of CMRR:  $\frac{1}{CMRR} \triangleq \frac{\partial v_{os}}{\partial v_{cm}}$  with the

interpretation of "change in Vos brought by a change in  $v_{cm}$ ".

**PSRR**

- if we change the supply voltage  $V_S$  by the amount  $\Delta V_S$
- => operating points of internal devices will change! =>
- => small change in  $v_o$ .

Great idea: model this phenomenon with a change in  $V_{OS}$ :

$$\frac{1}{PSRR} = \frac{\Delta v_o}{\Delta V_S} \quad \left[ \frac{mV}{V} \right]$$

**Change of  $V_{OS}$  with the Output Swing**

- Output swing  $\Delta v_o$  => input will swing with  $\frac{\Delta v_o}{a}$
- This effect can be regarded as an effective offset-voltage change.

$$\frac{\Delta v_o}{a} = \Delta V_{OS}$$

Finally: write  $V_{OS}$  in terms of various operating changes that affect it:

$$V_{OS} = V_{OS\phi} + TC(V_{OS}) \cdot \Delta T + \frac{\Delta v_{CM}}{CMRR} + \frac{\Delta V_S}{PSRR} + \frac{\Delta v_o}{a}$$

initial input offset voltage due to mismatches

because  $V_{OS}$  varies with  $T$ . All BJT's characteristics vary with  $T$ .

models the variation of  $v_o$  as a consequence of the change in  $v_{CM}$  (that changes tailors for mismatches)

Dependent on  $v_p$ - $v_n$  change due to  $v_o$  change as  $V_{OS}$  - because  $a$  is finite

**Example 5.6**

$a = 10^5 V/V$ ,  $a_{min} = 10^4 V/V$

$TC(V_{OS})_{avg} = 3 \mu V/^\circ C$ ,  $CMRR = PSRR \begin{cases} = 100 dB \text{ typical} \\ = 80 dB \text{ min.} \end{cases}$

Word-care and most probable change of  $V_{OS}$  over the following operating ranges:  $0^\circ C \leq T \leq 70^\circ C$   
 $V_S = \pm 15V \pm 5\%$ ,  $-1 \leq v_p \leq 1V$ ,  $-5V \leq v_o \leq 5V$ .

$\Delta V_{OS1} = 3 \mu V/^\circ C \cdot (70-25)^\circ C = 135 \mu V$

$\frac{1}{CMRR} = \frac{1}{PSRR} = \begin{cases} 10^{-100/20} = 10 \mu V/V \text{ typical} \\ 10^{-80/20} = 100 \mu V/V \text{ max.} \end{cases} \Rightarrow$

$\Delta V_{OS2} = \pm 1V / CMRR = \pm 10 \mu V$ ,  $\pm 100 \mu V \text{ max}$

because  $v_{CM} \approx v_p$   $\Delta V_{OS3} = 2 \times (\pm 0.75V) / PSRR = \pm 15 \mu V$ ,  $\pm 150 \mu V \text{ max}$ .

$\Delta V_{OS4} = \pm 5V / a = \pm 5 \mu V$ ,  $\pm 500 \mu V \text{ max}$

1) Worst-case  $V_{OS}$  change:

$\Delta V_{OS} = \pm (135 + 100 + 150 + 500) = \pm 885 \mu V$

2) Most probable:

$\Delta V_{OS} = \pm \sqrt{135^2 + 10^2 + 15^2 + 50^2} = \pm 145 \mu V$

5.5 Low input-voltage ( $V_{os}$ ) Op Amps

Exercise!

5.6 Input Offset-error Compensation

The effect of  $I_{os}$  and  $V_{os}$  acting simultaneously:

(a) Inverting/noninverting amplifiers

$$V_o = A_S \cdot v_I + E_o$$

$\triangleq \frac{1}{\beta} \triangleq$  IC noise gain  $V_o$  important!

$$E_o = \left(1 + \frac{R_2}{R_1}\right) [V_{os} - (R_1 || R_2) I_{os}]$$

Total error offset referred @ Output.

Signal gain  $\triangleq A_S = \begin{cases} -R_2/R_1, & \text{inverting} \\ 1 + R_2/R_1, & \text{non-inverting.} \end{cases}$

$$E_I = V_{os} - (R_1 || R_2) I_{os}$$

total error offset referred @ input


(b) Integrator

$$V_o(t) = -\frac{1}{Rc} \int_0^t [v_I(\tau) + E_I] d\tau + v_o(0)$$

$$E_I = R I_{os} - V_{os}$$

Can be Null'd using

- a trimmer (not advised)
- a combination of circuit tricks (resist. scaling and Op Amp Selection).



5.7 Maximum Ratings

Exercise!

introduces additional imbalance in CMRR, PSRR