



Digital to Analog Converters (DAC) and Analog to Digital Converters (ADC)




A Basics

1 DAC



Example: $(b_1 b_2 b_3 b_4)_2 = (0111)_2 = 7_{10}$



$$\begin{aligned}
 (1) \quad v_O &= k V_{REF} \cdot D_I \\
 &= k V_{REF} \left(b_1 \cdot \frac{1}{2} + b_2 \cdot \frac{1}{2^2} + \dots + b_n \cdot \frac{1}{2^n} \right) \\
 &= k \cdot V_{REF} \cdot \sum_{i=1}^n \frac{b_i}{2^i}
 \end{aligned}$$

2^n points $\Rightarrow 2^n$ output values


Definitions:

- $\text{FSR} \equiv \text{full scale range } V_{FSR} = k V_{REF}$
- $\text{FSV} \equiv \text{full scale value } V_{FSV} = (1 - 2^{-n}) V_{FSR}$
- $\text{LSB} \equiv \text{Resolution } \frac{V_{FSR}}{2^n}$


- This is called a **multiplying DAC** because v_O is obtained by multiplying $V_{REF} \times D_I$: $D_I = b_1 \cdot 2^{-1} + b_2 \cdot 2^{-2} + \dots + b_n \cdot 2^{-n}$

2 **ADC**

provides the inverse function of DAC!




$D_O = b_1 b_2 b_3$



$$D_O = b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n}$$

$$= \frac{V_I}{K \cdot V_{REF}} = \frac{V_I}{V_{FSR}}$$

Any input value in this range will be coded as "001"! we have an error $\triangleq$ quantization error [eq 2]




ideally

these transitions take place at odd numbers of $\frac{1}{2}$ LSB; if not, then we have nonlinearity (errors)

- Conversion time $\triangleq$ time for ADC to complete the transition!

B DA Techniques

a Weighted resistor DAC



$$\frac{v_0}{R_f} = -i_0$$


$$v_0 = -\frac{R_f}{R} \cdot V_{REF} \left(b_1 \frac{1}{2} + b_2 \frac{1}{4} + b_3 \frac{1}{8} + \dots + b_n \frac{1}{2^n} \right)$$

Drawbacks - non-zero switch resistance
 - wide spread of resistor values (exponential increase!)

b Weighted - Capacitor DAC

c Potentiometric DAC

d Voltage-mode R-2R ladder




$$LSB = \frac{V_H - V_L}{2^n}$$

from V_L to $(1 - \frac{1}{2^n})(V_H - V_L)$

$$K = 1 + \frac{R_2}{R_1}$$

Advantage: we can interpolate between any V_L, V_H ! = (4)

Current-mode R-2R ladder based DA



$$\begin{cases} i_1 = \frac{V_{REF}}{2R} = \frac{V_{REF}}{R} \cdot \frac{1}{2} \\ i_2 = \frac{V_{REF}}{4R} = \frac{V_{REF}}{R} \cdot \frac{1}{2^2} \\ \dots \\ i_n = \frac{V_{REF}}{R} \cdot \frac{1}{2^n} \end{cases}$$


$$\begin{aligned} \frac{v_o}{R_f} &= -i_o \\ v_o &= -R_f \cdot i_o \end{aligned}$$

OBS: Note that $i_o + \bar{i}_o = (1 - 2^{-n}) \cdot \frac{V_{REF}}{R}$
 regardless of $D_I = b_1 b_2 b_3 \dots b_n$!
 $-\bar{i}_o$ is said to be complementary to i_o

$$\begin{aligned} v_o &= -\left(\frac{R_f}{R}\right) V_{REF} \cdot \left(b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n}\right) \\ &\triangleq K = -\frac{R_f}{R} \end{aligned}$$

$$v_o = K V_{REF} \left(b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n}\right)$$

R-String architecture (used inside LPC1768)




- Advantages:
- simple (needs only identical resistors)
 - fast for $< 8-10$ bits
 - monotonic (inherently)
 - compatible w/ purely digital technologies
 - low power

Disadvantages:

- 2^n resistors and 2^n switches for n bits.
 $\Rightarrow$ high element count, high area!
- high settling time for $n > 10$

Example:





C AD techniques

- DAC based AD conversion:
"Successive-approximation converter" ← uses SAR (successive approximation register)
- Charge-redistribution converter
- Flash converters
- Subsampling converters
- Integrating-type converters.

a) DAC based A-D Conversion (used by LPC 1768)

Example:



4 clock cycles.
SAR adjusts DAC's input code until DAC's output comes within $\frac{1}{2}$ LSB of input voltage V_I !

c) Flash converters

