

Timing Analysis – Intel Quartus II

Cristinel Ababei



MARQUETTE
UNIVERSITY

BE THE DIFFERENCE.

1

1

Timing Analysis
TimeQuest

2

2

TimeQuest and Synopsis Design Constraint (sdc) File

1. TimeQuest Timing Analyzer

- TimeQuest Timing Analyzer: Native SDC Support for Timing Analysis of FPGA-Based Designs (8 pages; old, but concepts remain the same)
 - https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/wp/wp-tmqst.pdf
- Intel Quartus Prime Standard Edition **User Guide** - Timing Analyzer (91 pages)
 - <https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-timing-analyzer.pdf>

2. Synopsis Design Constraint (sdc) File

- TimeQuest requires information about connections and devices from Synopsis Design Constraint (sdc) file.
 - <https://www.vlsi-expert.com/2011/02/synopsys-design-constraints-sdc-basics.html>

3

3

Scenarios

- **Scenario #1:** Portion of RTL circuit; combinational circuit stage wrapped by input and output registers, which share the same clock signal. Example: pipeline stage in RISC-V processor design entity.
- **Scenario #2:** Typical sequential circuit implementation of a Mealy/Moore FSM. Example: edge_detection design entity.
- **Scenario #3:** Simple combinational circuit. Example: fourbit_adder design entity.

4

4


Scenario #1

RTL circuit

5

5

Launch and Latch Edges of Clock Signal




Source: <https://www.youtube.com/watch?v=HMAqjjCuDEI>

6

6

Clock Frequency



Maximum clock frequency you can operate this circuit at:

$$f_{max} = \frac{1}{t_{cq} + 3 \times t_{and} + t_{su}} = \frac{1}{5 \text{ ns}} = 200 \text{ MHz}$$

Figure 1. A example for timing analysis.

- Using TimeQuest Timing Analyzer (18 pages)
 - <http://mems.ece.dal.ca/eced4260/Timequest.pdf>

7

7

Design Example

- Using TimeQuest Timing Analyzer (18 pages)
 - <http://mems.ece.dal.ca/eced4260/Timequest.pdf>
- Create new Quartus Project
 - Provided as **example1_quartus/**
 - Use target the DE1-SoC Board




Figure 3. Diagram of the example circuit.

8

8

Quartus Prime Lite Edition - M:/MARQUETTE/EECE4740_VHDL_FPGA/lectures/lecture9_timing_analysis/example1_quartus/add_three_numbers - add_three_numbers

File Edit View Project Assignments Processing Tools Window Help

add_three_numbers

Project Navigator: Files, example1.vhd

Tasks: Compilation

Task	Time
Compile Design	00:01:57
Analysis & Synthesis	00:00:17
Fitter (Place & Route)	00:01:06
Assembler (Generate programming files)	00:00:20
Timing Analysis	00:00:11
EDA Netlist Writer	00:00:03
Edit Settings	
Program Device (Open Programmer)	

Table of Contents: Summary, Parallel Compilation, Clocks, Slow 1100mV 85C Model, Fmax Summary, Timing Closure Recommendation, Setup Summary, Hold Summary, Recovery Summary, Removal Summary, Minimum Pulse Width Summary, Metastability Summary, Slow 1100mV OC Model, Fast 1100mV 85C Model, Fast 1100mV OC Model, Multicorner Timing Analysis Summary, Advanced I/O Timing, Clock Transfers

Slow 1100mV 85C Model Fmax Summary

Fmax	Restricted Fmax	Clock Name	Note
1	492.61 MHz	492.61 MHz	clock

Quartus Prime Tcl Console

```

tcl>
Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings.
Running Quartus Prime EDA Netlist Writer
Command: quartus_eda --read_settings_files=off --write_settings_files=off add_three_numbers -c add_three_numbers
18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your
204019 Generated file add_three_numbers.vho in folder "M:/MARQUETTE/EECE4740_VHDL_FPGA/lectures/lecture9_timing_analysis/example1_quartus/simulation/activevh

```

- Compile Design
- At this time do not do any pin assignment
- Look at **compilation report** at the end of design compile
- Open Timequest Timing Analyzer section of the Compilation Report, and click on the Clocks item to select it.

9

Timing Analyzer - M:/MARQUETTE/EECE4740_VHDL_FPGA/lectures/lecture9_timing_analysis/example1_quartus/add_three_numbers - add_three_numbers

File View Netlist Constraints Reports Script Tools Window Help

Set Operating Conditions

Report: Timing Analyzer Summary, Advanced I/O Timing, Clocks

Tasks: Open Project..., Netlist Setup, Create Timing Netlist, Read SDC File, Update Timing Netlist, Reset Design, Set Operating Conditions..., Reports, Slack

Clocks

Clock Name	Type	Period	Frequency	Rise	Fall	Duty Cycle	Divide by	Multiply by	Phase	Offset	Edge List	Edge Shift	Inverted	Master	Source	Targets
1 clock	Copy					0.500										{ clock }

Right-click on the name of the clock signal and select the command Report Timing ... (In Timequest UI).

Synopsys Design Constraints File file not found: 'add_three_numbers.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper ti


```

tcl> update_timing_netlist
No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Deriving Clocks
No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
report_clocks -panel_name Clocks


```

10

- Click the drop-down arrow in the From clock item and select the clock signal.
- This selection is used to instruct TimeQuest to analyze all paths in the example circuit that start and end at flip-flops that are clocked by the clock signal.
- Accept all of the other default selections and click on the Report Timing button.
- Default clock constraint is 1 ns
- This command opens the Timequest Graphical User Interface (GUI), as depicted in next slide.



11




12

Setting Up Timing Constraints for a Design

- In TimeQuest GUI, select Constraints->Create Clock, which leads to the Create Clock window
- Set the Clock name to clock and the Period to 4.000 ns.
- Click the ... button to the right of the Targets field, leading to the Name Finder window.
- Click List to show all of the ports in the design.
- In the list of ports, highlight clock, which is the clock signal in our circuit, press >, then click OK.
- Finally, click the Run button in the Create Clock window to apply the constraint.
- To use this clock constraint for all future compilations and timing analysis of this project, we must save the constraint to a file of the type sdc which stands for Synopsys* Design Constraint.
- This file uses an industry standard format for specifying timing constraints.
- Select Constraints->Write SDC File... to write all of the currently set constraints (in our case just the one clock constraint) to an SDC file.
- Right-click the report and select Regenerate to re-run the timing analysis using the new 4 ns clock period constraint.
- This analysis results in a positive slack of 1.970 ns.

13

13



14

Timing Analyzer - M:\MARQUETTE\EECE4740_VHDL_FPGA\lectures\lecture9_timing_analysis\example1_quartus\add_three_numbers - add_three_numbers

File View Netlist Constraints Reports Script Tools Window Help

Set Operating Conditions

Slow 1100mV 85C Model

Slow 1100mV 85C Model

Fast 1100mV 85C Model

Fast 1100mV 85C Model

Report

Timing Analyzer Summary

Advanced I/O Timing

Clocks

Setup clock

Slow 1100mV 85C Model

Slow 1100mV 85C Model

Fast 1100mV 85C Model

Fast 1100mV 85C Model

Tasks

Open Project...

Netlist Setup

Create Timing Netlist

Read SDC File

Update Timing Netlist

Reset Design

Set Operating Conditions...

Reports

Slack

Command Info

Summary of Paths

Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data Delay
-1.030	reg_C[5]	reg_sum[8]	clock	clock	1.000	-0.074	1.786
-1.017	reg_C[4]	reg_sum[8]	clock	clock	1.000	-0.079	1.768
-1.012	reg_B[1]	reg_sum[8]	clock	clock	1.000	-0.071	1.771
-1.001	reg_B[5]	reg_sum[8]	clock	clock	1.000	-0.074	1.757
-0.981	reg_C[5]	reg_sum[8]	clock	clock	1.000	-0.074	1.737
-0.976	reg_A[2]	reg_sum[8]	clock	clock	1.000	-0.085	1.721
-0.973	reg_C[3]	reg_sum[8]	clock	clock	1.000	-0.071	1.732
-0.959	reg_C[5]	reg_sum[6]	clock	clock	1.000	-0.063	1.726

Path #1: Setup slack is -1.030 (VIOLATED)

Path Summary

Statistics

Data Path

Waveform

Extra Filter Information

Path #1: Setup slack is -1.030 (VIOLATED)

Path Summary

Statistics

Data Path

Waveform

Extra Filter Information

Property

Value

1	From Node	reg_C[5]
2	To Node	reg_sum[8]
3	Launch Clock	clock
4	Latch Clock	clock
5	Data Arrival Time	5.845
6	Data Required Time	4.815
7	Slack	-1.030 (VIOLATED)

Deriving Clock uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.

report_clocks -panel_name Clocks

report_timing -from_clock { clock } -to_clock { clock } -setup -npaths 10 -detail full_path -panel_name {Setup: clock} -multi_corner

10 -1.030

create_clock -name clock -period 4.000 [get_ports {clock}]

Overwriting existing clock: clock

Console

History

15

Timing Analyzer - M:\MARQUETTE\EECE4740_VHDL_FPGA\lectures\lecture9_timing_analysis\example1_quartus\add_three_numbers - add_three_numbers

File View Netlist Constraints Reports Script Tools Window Help

Set Operating Conditions

Slow 1100mV 85C Model

Slow 1100mV 85C Model

Fast 1100mV 85C Model

Fast 1100mV 85C Model

Report

Timing Analyzer Summary

Advanced I/O Timing

Clocks

Setup clock

Slow 1100mV 85C Model

Slow 1100mV 85C Model

Fast 1100mV 85C Model

Fast 1100mV 85C Model

Tasks

Open Project...

Netlist Setup

Create Timing Netlist

Read SDC File

Update Timing Netlist

Reset Design

Set Operating Conditions...

Reports

Slack

Export...

Delete

Delete All

Regenerate

Generate in All Corners

Regenerate All Out of Date

Delete All Out of Date

Command Info

Summary of Paths

Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data Delay
-1.030	reg_C[5]	reg_sum[8]	clock	clock	1.000	-0.074	1.786
-1.017	reg_C[4]	reg_sum[8]	clock	clock	1.000	-0.079	1.768
-1.012	reg_B[1]	reg_sum[8]	clock	clock	1.000	-0.071	1.771
-1.001	reg_B[5]	reg_sum[8]	clock	clock	1.000	-0.074	1.757
-0.981	reg_C[5]	reg_sum[8]	clock	clock	1.000	-0.074	1.737
-0.976	reg_A[2]	reg_sum[8]	clock	clock	1.000	-0.085	1.721
-0.973	reg_C[3]	reg_sum[8]	clock	clock	1.000	-0.071	1.732
-0.959	reg_C[5]	reg_sum[6]	clock	clock	1.000	-0.063	1.726

Path #1: Setup slack is -1.030 (VIOLATED)

Path Summary

Statistics

Data Path

Waveform

Extra Filter Information

Path #1: Setup slack is -1.030 (VIOLATED)

Path Summary

Statistics

Data Path

Waveform

Extra Filter Information

Property

Value

1	From Node	reg_C[5]
2	To Node	reg_sum[8]
3	Launch Clock	clock
4	Latch Clock	clock
5	Data Arrival Time	5.845
6	Data Required Time	4.815
7	Slack	-1.030 (VIOLATED)

Deriving Clock uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.

report_clocks -panel_name Clocks

report_timing -from_clock { clock } -to_clock { clock } -setup -npaths 10 -detail full_path -panel_name {Setup: clock} -multi_corner

10 -1.030


create_clock -name clock -period 4.000 [get_ports {clock}]

Overwriting existing clock: clock

Console

History

16




17

Setting Up Timing Constraints for a Design – then, Recompile Design


- Close TimeQuest GUI
- Edit settings to include .sdc constraints file.
- In Quartus, recompile the design to see the effect of the new timing constraint on the compilation results.
- Then, follow the steps described previously to perform a new timing analysis using TimeQuest.
- The 4 ns timing constraint will cause the Quartus Prime optimization algorithms to make different decisions from those made when the (default) 1 ns constraint was used.
- In particular, the optimization algorithms will likely take less time to execute, because once the generated circuit has sufficient positive slack to meet the constraint, the algorithms can terminate.
- Next slides shows the results of timing analysis, with a positive slack of 1.734 ns.

18

18



19



20

Scenario #2

Typical sequential circuit
(edge_detection_top_level.vhd)

21

21

Setting Timing Constraints by
Directly Editing
add_three_numbers.out.SDC File

22

22

```

*****
# Time Information
*****

set_time_format -unit ns -decimal_places 3

*****
# Create Clock
*****

create_clock -name {clock} -period 4.000 -waveform { 0.000 2.000 } [get_ports {clock}]

```

23

23

Resources

- Quartus Prime Timing Analyzer Cookbook (27 pages)
 - https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbook.pdf
- SDC Basics
 - <https://www.vlsi-expert.com/2011/02/synopsys-design-constraints-sdc-basics.html>
- SDC Commands
 - https://docs.verilogtorouting.org/en/latest/vpr/sdc_commands/

24

24

Scenario #3

Simple combinational circuit (fourbit_adder.vhd)

25


25

The screenshot displays the Quartus II environment. In the background, a File Explorer window shows the 'lectures' directory, with 'example3_quartus.out.sdc' highlighted. In the foreground, the 'Timing Analysis' tool is open, showing a list of files. The 'example3_quartus.out.sdc' file is selected, and its contents are displayed in a text editor window. The text editor shows the following code:


```
# 2) Another way one can set timing constraints is to create a  
# virtual clock of a desired rather small clock period:  
  
create_clock -period 9.500 -name virtual_clock  
set_input_delay -clock [get_clocks virtual_clock] -max -add_delay 0.000 [get_ports {a[0]}]  
set_output_delay -clock [get_clocks virtual_clock] -max -add_delay 0.000 [get_ports {cout}]
```

- Create with text editor new constraints file: **example3_quartus.out.sdc**
- Then, Timing Analysis->Settings and add the constraints file
- Recompile, and check timing violations

26



27



28

References

29

29

- <https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-examples/quartus/sof-qts-timingalyzer.html>
- <https://www.intel.com/content/www/us/en/developer/topic-technology/fpga-academic/materials.html#hardwaredesign>
- <https://fpgacademy.org/tutorials.html>
- <https://siddharth.pro/2018/10/06/uart-achieving-timing-closure.html>
- <https://www.intel.com/content/www/us/en/docs/programmable/683588/17-1/quick-start-tutorial.html>
- <https://www.youtube.com/watch?v=HMAqjjCuDEI>
- <https://www.youtube.com/watch?v=bFmTHLZ3DGs>
- <https://www.youtube.com/@IntelFPGA/videos>

30

30