





Scenarios

- Scenario #1: Portion of RTL circuit; combinational circuit stage wrapped by input and output registers, which share the same clock signal. Example: pipeline stage in RISC-V processor design entity.
- Scenario #2: Typical sequential circuit implementation of a Mealy/Moore FSM. Example: edge_detection design entity.
- Scenario #3: Simple combinational circuit. Example: fourbit_adder design entity.



















Setting Up Timing Constraints for a Design

- In TimeQuest GUI, select Constraints->Create Clock, which leads to the Create Clock window
- Set the Clock name to clock and the Period to 4.000 ns.
- Click the ... button to the right of the Targets field, leading to the Name Finder window.
- Click List to show all of the ports in the design.
- In the list of ports, highlight clock, which is the clock signal in our circuit, press >, then click OK.
- Finally, click the Run button in the Create Clock window to apply the constraint.
- To use this clock constraint for all future compilations and timing analysis of this project, we must save the constraint to a file of the type sdc which stands for Synopsys* Design Constraint.
- This file uses an industry standard format for specifying timing constraints.
- Select Constraints->Write SDC File... to write all of the currently set constraints (in our case just the one clock constraint) to an SDC file.
- Right-click the report and select Regenerate to re-run the timing analysis using the new 4 ns clock period constraint.
- This analysis results in a positive slack of 1.970 ns.

13

	Create Clock X	Name Finder	×
	Period: 4.000 ns	Collection: get ports * Filter: *	
	Waveform edges	Ontions	
	Rising		
	Falling	Case-insensitive	
	0.00 2.00	Hierarchical	
	Targets:	Compatibility mode	
	Don't overwrite existing clocks on target noides	No duplicates	
	SDC command: create_clock -name clock -period 4.000	Mathem	
	Run Cancel Help	Matches	
	Create Clock X	List	
		35 matches found 1 selected n me	
	Clock name: clock	B[7]	
	Period: 4.000 ns	C[0]	
	waveloini edges	(1)	
	Rising: ns	C[3]	
	Falling: ns 0.00 2.00 4.00	C[4] <<	
	Targets: [get_ports {clock}]	C[5]	
	Don't overwrite existing clocks on target nodes		
	SDC command: ate_clock -name lock -period 4.000 [get_ports {clock}]	clock	
	Run Cancel Help	sum[1]	
		sum[2]	
		sum[3]	
C		sum[4]	
	S Write SDC File X	sum[6]	
		sum[7]	
	SDC file name: add_three_numbers.out.sdc	sum[8]	
	✓ Expand	Antol	
	Tcl command: -expand "add_three_numbers.out.sdc"	SDC command: [get_ports {clock}]	
	OK Cancel Help		OK Cancel Help

14

Timing Analyzer - M:/MARQUETTE/EEC File View Netlist Constraints Repo	E4740_VHDL_FPG	iA/lectures/le ls Window	cture9_timing_	analysis/exampl	e1_quartus/ad	ld_three_numbers	- add_three_	numbers								-		×
Set Operating Conditions								Slow 110	0mV 85C Model							Searc	Timter FPG	0.4
Slow 1100mV 85C Model	Command Info	Summa	ry of Paths															
Slow 1100mV 0C Model	Slack I	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Ske	w Data Delay	y									^
O Fast 1100mV 85C Model	2 -1.017 re	eg_C[4]	reg_sum[8]	clock	clock	1.000	-0.074	1.768										
O Fast 1100mV 0C Model	3 -1.012 m 4 -1.001 m	eg_B[1] 🔗 eg_B[5]	reg_sum[8] reg_sum[8]	clock	clock clock	1.000 c	-0.071 -0.074	1.771 S 1.757										
Report 🛡 🖉	5 -0.981 m	eg_C[5] eg_A[2]	reg_sum[8] reg_sum[8]	clock Clock	clock	1.000	-0.074 -0.085	1.737										
Timing Analyzer Summary Advanced I/O Timing	7 -0.973 re 8 -0.959 re	eg_C[3] eg_C[5]	reg_sum[8] reg_sum[6]	clock clock	clock clock	1.000	-0.071 -0.063	1.732 1.726										
? Clocks ? • D Setup: clock	Path #1: Setup :	slack is -1.0	BO (VIOLATED	n					Path #1: Setup :	slack is -1.	030 (VIOLA	ATED)						
? Slow 1100mV 85C Mode	Path Summary	Statisti	cs Data Pat	h Waveform	Extra Fitt	ter Information			Path Summary	Statis	tics Dat	a Path	Naveform	Extra Fitter	Information			
? Slow 1100mV 0C Model ? Brast 1100mV 85C Model	Prop	perty	Value															
Fast 1100mV OC Model	1 From Node 2 To Node 3 Launch Clo	e kok ick d	reg_C[5] reg_sum[8] clock															
Tasks ₽ 0 ⊗ ✓ K Open Project ► Netlist Setup	4 Latch Clock 5 Data Arriva 6 Data Requi	c Il Time red Time	clock 5.845 4.815	out of out of														
Create Timing Netlist Read SDC File Update Timing Netlist	out of out		Lot DE COLA	out of part														
 Reset Design Set Operating Conditions Reports 																		
✓ Slack ✓																		-
O Deriving Clock Uncert w report_Clock - panel w report_Clock - panel very clock - panel oreport_timing -from_clock very clock - panel very	tainty. Plea name Clocks clock { cloc 10 setup pa lock -period clock: cloc	se refer k } -to_ ths (10) 4.000 [n k	to report clock { cl violated). get_ports	_sdc in the ock } -setu Worst cas {clock}]	: Timing A p -npaths e slack i:	nalyzer to : 10 -detail s -1.030	see clock full_pat	: uncertain :h -panel_n	nties. Name {Setup: cl	ock} -m	ulti_cor	ner						v v





Slow 1100mV 85C Model Slow 1100mV 0C Model 1	ommand Info Slack Fre	Summary of Path				5.517								
Slow 1100mV 85C Model Slow 1100mV 0C Model	Slack Fre													
Slow 1100mV 0C Model	Stack Fre	rom Mode Te Here	Launch Clash	Latch Cleak	Pelationship	Clock Skew	Data Del	lav						
O	1.970 1.00	a C[5] rea sumf	clock	clock	4 000	-0.074	1.786	nay						
Fast 1100mV 85C Model 2	1.983 reg	e_C(4) reg_sum[8	clock	clock	4.000	-0.079	1.768							
East 1100mV 0C Model 3	1.988 reg	g_B[1] reg_sum[8	clock	clock	4.000	-0.071	1.771							
4	1.999 reg	g_B[5] reg_sum[8] clock	clock	4.000	-0.074	1.757							
eport 9.0 5	2.019 reg	g_C[5] reg_sum[8] clock	clock	4.000	-0.074	1.737							
Timing Analyzer Summary 6	2.024 reg	g_A[2] reg_sum[8] clock	clock	4.000	-0.085	1.721							
Advanced I/O Timing	2.027 reg	g_C[3] reg_sum[8] clock	clock	4.000	-0.071	1.732							
Burning 8	2.041 reg	g_C[5] reg_sum[6] clock	clock	4.000	-0.063	1.726							
Setur: clock	h #1. Setup els	lack is 1 970						Dath #1: Setup sia	ck is 1 970					
Slow 1100mV 85C Model								· · · · · · · · · · · · · · · ·						
Pa	th Summary	Statistics Data	Path Waveform	Extra Fitte	r Information			Path Summary	Statistics	Data Path	Waveform	Extra Fitter Information		
Fast 1100mV 85C Model	Proper	erty Value												
East 1100mV 0C Model	From Node	reg_C[5]												
2	To Node	reg_sum[8]												
3	Launch Clock	k clock						and and large						Ē
asks A 2 2 4	Latch Clock	clock						Launch Clock Cold of				4		_
Open Project	Data Arrival	Time 5.845						Setup Relationship		4.0 ns				
Netlist Setup	Slack	1970												
Create Timing Netlist	JIUCK	1.570					L	Latch Clock			Laton	'		
Read SDC File							0	Data Arrival				Ý		
Update Timing Netlist								-				^		-
Set Operating Conditions								Clock Delay		4.059 ns		+		
Reports							1.					1.786 ns		
- Slack								baca beray						
•							s	Slack					1.97 ns	



• Next slides shows the results of timing analysis, with a positive slack of 1.734 ns.

0 🗖 🗑 🖌 🗇 🛙	🗅 🤈 ී 🛛 add_three_numbers	- 24		Settings - add_three_numbers		- 0 ×		
Project Navigator	Files	- Q	🔷 exar	Category:		Device/Board	P Catalog	40
Files			13 66	General	Timing Analyzer		۹.	× =
📅 example1.vhd			9 F	Files	Specify Timing Analyzer options.		👻 😫 Installed IP	
			10 11	▼ IP Settings	SDC files to include in the project		 Project Directory 	
			12 L	IP Catalog Search Location: Design Templates			No Selection Avai	ilable
			14	 Operating Settings and Conditi 	Eile name:	Add	Basic Functions	
lasks lasks	Compilation	- = 4 8 8	15	Voltage	۹. ۵	Remove	► DSP	
	Task	Time *	17	 Compilation Process Settings 	File Name Type	10	Interface Protoco	ols
 Compile 	Design	00:01:46	19	Incremental Compilation	add Synopsys Design Constraints File	<u>p</u>	Memory Interface	es and Controllers
Analy	sis & Synthesis	00:00:18	20 L	 EDA Tool Settings Design Entry/Synthesis 		Down	Processors and P	Peripherals
Fitter	(Place & Route)	00:01:02	22 I	Simulation			Search for Partner IP	am
Asser	nbler (Generate programming files	00:00:13	24	Board-Level			Scarentorrandien	
🗸 🔹 🕨 Timin	g Analysis	00:00:10	25 自	VHDL Input				
Ed	it Settings		27	Verilog HDL Input				
III Vi	ew Report		28	Default Parameters Timing Analyzer	✓ Enable Advanced I/O Timing Report worst-case paths duri	ng compilation		
😒 ті	ming Analyzer		30 -	Assembler	Tcl Script File for customizing reports during compilation			
🗸 🗼 🕨 EDA I	Vetlist Writer	00:00:03	32 -	Design Assistant Signal Tan Logic Analyzer				
Edit Settin	ngs		33 L 34 E	Logic Analyzer Interface	Icl Script File name:	_		
4		•	4	Power Analyzer Settings	✓ Run default timing analysis before running custom script		+ Add	
🗴 Quartus Prime	Tcl Console			SSN Analyzer	Matactability analysis			
Q					Precastability analysis			
7 1 4			_		Synchronizer identification: Auto	•		
8	• • • • • • • •							
	Filter>>				Description:			
Type ID N	lessage	and sotting	c filor.		Associates a Synopsys Design Constraint File (.sdc) with this project.			
18236 N	umber of processors has	not been s	pecifie				in your QSF to an a	appropriate va
0 204019 G	enerated file add_three. uartus Prime EDA Netlisi	_numbers.vh t Writer wa	o in fo s succes				activehd1/" for EDA	simulation to
0 293000 Q	uartus Prime Full Compi	lation was	success	(4) →	T Buy Software OK Cancel A	ppty Help		
age 4								•





Scenario #2 Typical sequential circuit (edge_detection_top_level.vhd)

Setting Timing Constraints by Directly Editing add_three_numbers.out.SDC File





Scenario #3 Simple combinational circuit (fourbit_adder.vhd)

25



Quartus Prime Lite Edition - N	/:/MARQUETTE/EECE4	740_VHDL_FPGA/le	ctures/lecture9_timing_analysis/o	xample3_	quartus/example3_quartus - fourbit_add	r				- 0 >
Fue Four Field Fielder Fi		16 <u>1</u> 0013 <u>M</u> INUO	<u>. Tob</u>		Z Settings - fourbit_adder			-		h Intel FPGA
	fourbit_adder		300 DFFK9 (9 ≛ ♦	Category:				Device/Board	
Project Navigator	E Files	- 408	fourbit_adder.vhd X	Com	General	Timing Analyzer				
Files			Table of Contents		Files	Specify Timing Apalyzer optio	une .			-
fourbit adder.vhd			Elow Summary		Libraries	Specity mining Analyzer optio	113.			
ap for bit_dddcf.vita			Flow Settings	al Cetting	IP Settings	SDC files to include in the pro	ject	- -		Ne
			Flow Elapsed Time	at setting:	Design Templates	File come		•		
			Flow OS Summary		 Operating Settings and Conditi Voltage 	Elle name:			Add	
			Flow Log		Temperature	•			Kemove	
Analysis & Synthesis Enter Fitter				 Compilation Process Settings Incremental Compilation 	File Name Type		Up			
					* EDA Tool Settings				Down	
			 Assembler Timing Analyzer 		Design Entry/Synthesis					
			Summary		Board-Level					ensions
			Parallel Compilatio	n	▼ Compiler Settings					nd Controllers
Fasks	Compilation	▼ ≡ ₽ ⊘ ⊗	Clocks		VHDL Input					
Ta	sk	Time	Slow 1100mV 85C	Model	Default Parameters					
 Fitter (Place & 	Route)	00:01:17	Fast 1100mV 85C	Model	Timing Analyzer	Enable Advanced I/O Timir	ng Report wor	st-case paths during	g compilation	
Assembler (Ge	nerate programming f	files) 00:00:15	Fast 1100mV 0C M	odel	Design Assistant	Tcl Script File for customizing	reports during compilation			
Timing Analys	s	00:00:11	m Multicorner Timing	Analysis	S Signal Tap Logic Analyzer	Icl Script File name:			-	
EDA Netlist Wi	iter	00:00:04	Advanced I/O Timi	ing	Power Analyzer Settings	Logic Analyzer Interface Power Analyzer Settings				
Edit Settings	loop Drogrammer)		Clock Transfers		SSN Analyzer					
	pen Programmer)		E Report ICCS			Metastability analysis				
n Quartus Prime Tcl C	onsole	,				Synchronizer identification:	Auto		•	
(c) teb										
?						Description:				
14						Associates a Suponsus Design	Constraint File (edc) with this proje	4		-
	▼ < <filter>></filter>		€ Eind € Find M	le <u>x</u> t		Associates a synopsys besign	n consulant rite (suc) with ans proje			
≡ Type ID Message			- 61766ite				Duri Cathanan Corr	[-lu Uala	
■ Command ▲ 18236 Number	of processors h	as not been s	pecified which may ca	use ove			# buy sonware OK	Cancer Ap	pty Help	propriate v
● 204019 Generat	ed file fourbit	adder vho in	folder "M·/MAROUETTE	/FFCF47	40 VHDL EPGA/lectures/lectu	re9 timing analysis/ex	kample3 quartus/simulation	/activehdl/"	for FDA sim	lation tool
System Processing (13	3)									





References

- https://www.intel.com/content/www/us/en/support/programmable/supportresources/design-examples/quartus/sof-qts-timinganalyzer.html
- <u>https://www.intel.com/content/www/us/en/developer/topic-technology/fpga-academic/materials.html#hardwaredesign</u>
- <u>https://fpgacademy.org/tutorials.html</u>
- https://siddharth.pro/2018/10/06/uart-achieving-timing-closure.html
- https://www.intel.com/content/www/us/en/docs/programmable/683588/17-1/quick-start-tutorial.html
- <u>https://www.youtube.com/watch?v=HMAqjjCuDEI</u>
- <u>https://www.youtube.com/watch?v=bFmTHLZ3DGs</u>
- <u>https://www.youtube.com/@IntelFPGA/videos</u>