EECE-4740/5740 Advanced VHDL and FPGA Design

Lecture 3 Packages and Libraries

Cristinel Ababei

Marquette University

Department of Electrical and Computer Engineering

1

Overview

- Packages
- Libraries
- Testbenches
- Writing VHDL code for synthesis

VHDL Structural Elements

- Entity: description of interface consisting of the port list.
 - The primary hardware abstraction in VHDL, analogous to a symbol in a block diagram.
- Architecture: description of the function of the corresponding module.
- Process: allows for a sequential execution of the assignments
- Configuration: used for simulation purposes.
- Package: hold the definition of commonly used data types, constants and subprograms.
- Library: the logical name of a collection of compiled VHDL units (object code).
 - Mapped by the simulation or synthesis tools.

3

Packages Declaration



use work.PROJECT_PACK.all;

Entity A

Entity B

Entity C

- Collection of definitions of constants, data types, components, and subprograms.
- A package serves as a central repository for frequently used utilities, such as component declarations.
- The declarations may then be reused by any VHDL model by simply accessing the package.

use WORK.PROJECT PACK.all;

- The architecture accesses the component declarations in the package PROJECT_PACK located in the library WORK via the use clause.
- Use clause placed just before the architecture body statement.

Example

5

Package Body

- Package body is used to store the definitions of functions and procedures that were declared in the corresponding package declaration.
- A package body is always associated with a package declaration.
- Example:

```
package body EXAMPLE_PACK is
   function INT2BIT_VEC (INT_VALUE: INTEGER)
        return BIT_VECTOR is
   begin
        -- behaviour of function described here
   end INT2BIT_VEC;
end EXAMPLE_PACK;
```

Example of Package

```
package LOGIC_OPS is -- package

-- Declare logic operators
component AND2_OP
   port (A, B : in BIT;
        Z : out BIT);
end component;

component OR3_OP
   port (A, B, C : in BIT;
        Z : out BIT);
end component;

component NOT_OP
   port (A : in BIT;
        A_BAR : out BIT);
end component;
```

7

Example of Package Usage

```
-- entity declaration
entity MAJORITY is
    port (A_IN, B_IN, C_IN : in BIT;
        Z_OUT : out BIT);
end MAJORITY;


-- architecture description
-- uses components from package LOGIC_OPS in library WORK
use WORK.LOGIC_OPS.all;

architecture STRUCTURE of MAJORITY is
    signal INT1, INT2, INT3 : BIT;
begin
    A1: AND2_OP port map (A_IN, B_IN, INT1);
    A2: AND2_OP port map (A_IN, C_IN, INT2);
    A3: AND2_OP port map (B_IN, C_IN, INT3);
    O1: OR3_OP port map (INT1, INT2, INT3, Z_OUT);
end STRUCTURE;
```

Overview

- Packages
- Libraries
- Testbenches
- Writing VHDL code for synthesis

9



Library

- There are two reserved library names always available to designers.
 - WORK: Predefined library
 - STD: The STD contains two packages: STANDARD provides declaration for predefined types (real, integers, Boolean, etc). TEXTIO contains useful subprograms that enables to perform ASCII file manipulations
 - · library STD; -- declares STD to be a library
 - use STD.STANDARD.all; -- use all declarations in package
 - -- STANDARD, such as BIT, located
 - -- within the library STD
- A library clause declares WORK to be a library.
 library WORK; -- WORK is predefined library

11

Library

- User-defined libraries: LOGIC LIB
 - Assume the LOGIC_OPS package is located in the LOGIC_LIB library instead of WORK library.

library LOGIC_LIB; use LOGIC_LIB.LOGIC_OPS.all; architecture STRUCTURE of MAJORITY is

-- use components in package LOGIC_OPS of library LOGIC_LIB


Overview

- Packages
- Libraries
- Testbenches
- Writing VHDL code for synthesis

13

Testbench

- Used to verify the specified functionality of a design
 - Provides the stimuli (test vectors) for the Unit Under Test (UUT), analyzes the UUT's response or stores the values in a file.
 - Simulation tools visualize signals by means of a waveform which the designer compares with the expected response. Debug if does not match.
- Does not need to be synthesizable
- No ports to the outside, self-contained



15

Testbench

- Simple testbench responses can be analyzed by waveform inspection
- Sophisticated testbenches may require more complicated verification techniques
 - Can take >50% of project resources
 - Do not underestimate the value/importance of testbenches!

Structure of a VHDL Testbench

```
entity TB TEST is
end TB TEST;
architecture BEH of TB TEST is
  -- component declaration of UUT
  -- internal signal definition
begin
  -- component instantiation of UUT
  -- clock and stimuli generation
  wait for 100 ns;
  A <= 0:
  CLK <= 1:
end BEH;
configuration CFG1 of TB TEST is
   for BEH;
       -- customized configuration
   end for;
end CFG_TB_TEST;
```

- Declaration of the Unit Under Test (UUT)
- Connection of the UUT with testbench signals
- Stimuli and clock generation (behavioral modeling)
- Response analysis
- A configuration is used to pick the desired components for simulation
 - May be a customized configuration for testbench simulation

17

Example: Simple Testbench

```
entity TB ADDER IS -- empty entity is defined
library ieee;
                                    end TB ADDER;
                                                        -- no need for interface
use ieee.std logic 1164.all;
                                    architecture TEST of TB ADDER is
entity ADDER is
                                        component ADDER
  port (A,B : in bit;
                                          port (A, B: in bit;
     CARRY, SUM : out bit);
                                               CARRY, SUM: out bit);
end ADDER:
                                        end component;
                                        signal A_I, B_I, CARRY I, SUM I : bit;
architecture RTL of ADDER is
begin
                                      UUT: ADDER port map (A I, B I, CARRY I, SUM I);
  ADD: process (A,B)
  begin
                                      STIMULUS: process
     SUM <= A xor B:
     CARRY <= A and B;
                                        begin
                                            A_I <= '0'; B_I <= '0'; wait for 10 ns;
  end process ADD;
                                            A_I <= '1'; B_I <= '1'; wait for 10 ns;
A_I <= '1'; B_I <= '0'; wait for 10 ns;
end RTL;
                                            A_I <= '1'; B_I <= '1'; wait for 10 ns;
                                            wait:
                                           -- and so on ..
                                      end process STIMULUS:
                                    end TEST:
                                    configuration CFG TB ADDER of TB ADDER is
                                           for TEST
                                           end for;
                                    end CFG TB ADDER;
```

Configuration

- A VHDL description may consist of many design entities, each with several architectures, and organized into a design hierarchy. The configuration does the job of specifying the exact set of entities and architectures used in a particular simulation or synthesis run.
- A configuration does two things:
 - A configuration specifies the design entity used in place of each component instance (i.e., it plugs the chip into the chip socket and then the socket-chip assembly into the PCB).
 - A configuration specifies the architecture to be used for each design entity (i.e., which die).

19

Configuration

- A configuration statement is used to bind a component instance to an entity-architecture pair. A configuration can be considered as a parts list for a design. It describes which behavior to use for each entity, much like a parts list describes which part to use for each part in the design.
- Component configuration can be performed outside the architecture body which instantiates a certain component.
- A configuration declaration is a design unit which can be compiled separately.
- The particular architecture body has not to be recompiled when the binding is changed.
- See detailed discussion in Appendix B.

Example

```
use WORK.all;
```

```
architecture PARITY_STRUCTURAL of PARITY is component XOR_GATE --component declaration port(X,Y: in BIT; Z: out BIT); end component; component inV --component declaration port(X: in BIT; Z: out BIT); end component; signal T1, T2, T3: BIT; begin

XOR1: XOR_GATE port map (V(0), V(1), T1); XOR2: XOR_GATE port map (V(2), V(3), T2); XOR3: XOR_GATE port map (T1, T2, T3); INV1: INV port map (T3, EVEN);
```

```
configuration CONFIG_1 of PARITY is
for PARITY_STRUCTURAL
for XOR1,XOR2:XOR_GATE use
entity XOR_GATE(ARCH_XOR_1);
end for;
for XOR3:XOR_GATE use
entity XOR_GATE(ARCH_XOR_2);
end for;
for INV1:INV use
entity INV(ARCH_INV_1);
end for;
end for;
end CONFIG_1;
```

21

Overview

end PARITY_STRUCTURAL;


- Packages
- Libraries
- Testbenches
- Writing VHDL code for synthesis

How to write good VHDL code with Synthesis in mind?

- Constraints
 - Speed
 - Area
 - Power
- Macrocells
 - Adder
 - Comparator
 - Bus interface
- Optimizations
 - Boolean: mathematical
 - Gate: technological
 - The optimization phase requires quite a lot of iterations before the software reports its final result.

23

Synthesis Process in Practice



 In most cases synthesis has to be carried out several times in order to achieve an optimal synthesis result

Write code for Synthesis: Guidelines

- Consider the effects of different coding styles on the inferred hardware structures
 - If Then Else vs. Case vs. ...
- Appropriate design partitioning
 - Critical paths should not be distributed to several synthesis blocks
 - Automatic synthesis performs best at module sizes of several 1000 gates
 - Different optimization constraints used for separate blocks
 - High speed parts can be synthesized with very stringent timing constraints
 - Non-critical parts should consume the least amount of resources (area) possible.

25

Combinational Process

```
-- Example: multiplexer
process (A, B, SEL)
begin
  if (SEL = '1') then
    OUT <= A;
  else
    OUT <= B;
  end if;
end process
```

- In simulation, a process is activated when an event occurs on one of its signals from the sensitivity list.
- Sensitivity list is usually ignored during synthesis.
- Equivalent behaviour of simulation model and hardware: sensitivity list must contain all signals that are read by the process.

If the signal SEL was missing in the process sensitivity list, synthesis would create exactly the same result, namely a multiplexer, but simulation will show a completely different behaviour!

Incomplete Assignment

```
Library IEEE;
use IEEE.Std Logic 1164.all;
entity INCOMP IF is
  port (A, SEL: in std_logic;
        Z: out std logic);
end INCOMP IF;
architecture RTL of INCOMP_IF is What hardware would be
begin
process (A, SEL)
  begin
    if SEL = '1' then
        Z <= A;
    end if;
   end process;
end RTL;
```

- What is the value of Z, if SEL =
 - The old value of Z will be maintained in the simulation, that means no change will be carried out on Z.
- generated during synthesis?
 - The synthesis tools create a latch, in which the SEL signal is connected as the clock input. It is an element very difficult to test in the synchronous design, and therefore it should not be used.

27

Rules for Synthesizing Combinational Logic

- Complete sensitivity list
 - RTL behaviour has to be identical with hardware realization
 - An incomplete sensitivity list can cause warnings or errors
- No incomplete IF-statements are allowed
 - Because they result in transparent latches

Combinational Logic Loops

```
architecture EXAMPLE of FEEDBACK is
  signal B,X : integer range 0 to 99;
begin
  process (X, B)
  begin
    X <= X + B;
  end process;
. . .
end EXAMPLE;</pre>
```

- Do not create combinational feedback loops!
 - A feedback loop triggers itself all the time.
 - X is increased to its maximum value. So, simulation quits at time 0 ns with an error message because X exceeds its range.

29

Coding Style

Direct Implementation

```
process (SEL,A,B)
begin

if SEL = `1` then
   Z <= A + B;
else
   Z <= A + C;
end if;
end process;</pre>
```

Manual resource sharing


```
process (SEL,A,B)
variable TMP : bit;
begin
    if SEL = `l` then
        TMP := B;
else
    TMP := C;
end if;
Z <= A + TMP;
end process;</pre>
```


Manual resource sharing is recommended as it leads to a better starting point for the synthesis process.

Adder is shared!

Source Code Optimization

An operation can be described very efficiently for synthesis:





 In one description the longest path goes via five, in the other description via three addition components - some optimization tools automatically change the description according to the given constraints.

31

Summary

- Packages and Libraries are useful for code re-use
- Testbenches are crucial in the initial phase of VHDL code writing and design debug via simulation
- Arriving to a good VHDL coding style (for synthesis!) requires practice, practice, practice = experience.
- Start with understanding and honoring the provided guidelines.

Appendix A: Assignment with Array Types

- Elements are assigned according to their position, not their number
- The direction of arrays should always be defined the same way

```
architecture EXAMPLE of ARRAYS is
  signal Z_BUS : bit_vector (3 downto 0);
  signal C_BUS : bit_vector (0 to 3);
begin
    Z_BUS <= C_BUS;
end EXAMPLE;</pre>
```

33

Slices of Arrays

Slices select elements of arrays

```
architecture EXAMPLE of SLICES is
  signal BYTE : bit_vector (7 downto 0);
  signal A_BUS, Z_BUS : bit_vector (3 downto 0);
  signal A_BIT : bit;

begin
  BYTE (5 downto 2) <= A_BUS;
  BYTE (5 downto 0) <= A_BUS;
  BYTE (5 downto 0) <= A_BUS;
  -- wrong

Z_BUS (1 downto 0) <= `0` & A_BIT;
  Z_BUS <= BYTE (6 downto 3);
  Z_BUS (0 to 1) <= `0` & B_BIT; -- wrong
  A_BIT <= A_BUS (0);
end EXAMPLE;</pre>
```

The direction of the "slice" and of the "array" must match!

Aggregates

```
architecture EXAMPLE of AGGREGATES is

signal BYTE : bit_vector (7 downto 0);
signal Z_BUS : bit_vector (3 downto 0);
signal A_BIT, B_BIT, C_BIT, D_BIT : bit;

begin


Z_BUS <= ( A_BIT, B_BIT, C_BIT, D_BIT ) ;
( A_BIT, B_BIT, C_BIT, D_BIT ) <= bit_vector'("1011");
( A_BIT, B_BIT, C_BIT, D_BIT ) <= BYTE(3 downto 0);
BYTE <= (7 => '1', 5 downto 1 => '1', 6 => B_BIT, others => '0');
end EXAMPLE;
```

- Aggregates bundle signals together, may be used on both sides of an assignment
- Keyword 'others' selects all remaining elements
- Some aggregate constructs may not be supported by your synthesis tool

35

Appendix B: More on Configuration

- Analogy with a PCB:
 - Design entity (chip package) consists of both an entity declaration (chip pins) and architecture body (chip die)
- Configurations:
 - Select one architecture from many architectures of one design entity for instantiation (i.e., specify which die goes in the package of the chip that will be plugged into the PCB)
 - Choose from amongst different design entities for instantiation (essentially specifying which chip to plug into the socket)



37

Configuration

- Default binding configuration:
 - The chip socket (component declaration) carries a chip (design entity) of the same name (e.g., AOI). The chip is inserted into the socket courtesy of a component instantiation and a configuration declaration. If configuration is omitted or if we use a default configuration, the socket and chip must have the same name.
- Specified configuration:
 - If we want to choose a particular die (architecture) for our chip, we must specify the architecture in the configuration.
- Late-binding configuration:
 - Suppose we want to create a general-purpose socket and at some later time, we want to specify which chip will be plugged into the socket. To do this requires a late-binding configuration declaration.

Configuration

Default configuration of MUX2

```
use WORK.all:
configuration MUX2 default CFG of MUX2 is
  for STRUCTURE
    -- Components inside STRUCTURE configured by default
    -- let's say v2 architecture for AOI
  end for;
end MUX2 default CFG;
Specified configuration of MUX2
use WORK.all;
configuration MUX2 specified CFG of MUX2 is
  for STRUCTURE
   for G2 : AOI
     use entity work.AOI(v1);
      -- architecture v1 specified for AOI design entity
   end for:
  end for;
end MUX2 specified CFG;
```

39

Configuration

Late-binding configuration of MUX2

```
use WORK.all;
configuration AND4_CFG of MUX2 is
  for STRUCTURE
  for G2 : AOI
    use entity work.AND4(quick_fix);
    -- architecture quick_fix of AND4 specified for AOI component
  end for;
end AND4_CFG;
```

The syntax is no different than before except that we choose a different chip name for the bound design entity, it does not have to be the same as the component declaration. Let us suppose that a spec. change is required. The spec change requires a 4-input AND gate rather than a 2-input multiplexer. One way to tackle this requirement is to use late binding. This requires no change to the MUX2 at all except in the configuration. So, in a hardware sense, we're extracting the AOI gate from its socket and inserting a 4-input AND gate.