FPGAs

Simplest architecture

Configurable Logic Block

Switch Box

Programmable Switch Matrix

Connection Block

CLB

Values stored in memory cells set/configured via bitstream!

also set by bitstream!

MUX

SRAM IO

SEL

OUTPUT

⇒ $a \lor b$

OUTPUT

implments

an OR gate!