













Exception Number	Exception Type	Priority	Description
1	Reset	-3 (Highest)	Reset
2	NMI	-2	Nonmaskable interrupt (external NMI input)
3	Hard Fault	-1	All fault conditions, if the corresponding fault handler is not enabled
4	MemManage Fault	Programmable	Memory management fault; MPU violation or access to illegal locations
5	Bus Fault	Programmable	Bus error; occurs when AHB interface receives an error response from a bus slave (also called <i>prefetch</i> <i>abort</i> if it is an instruction fetch or <i>data abort</i> if it is a data access)
6	Usage Fault	Programmable	Exceptions due to program error or trying to access coprocessor (the Cortex-M3 does not support a coprocessor)
7-10	Reserved	NA	-
11	SVCall	Programmable	System Service call
12	Debug Monitor	Programmable	Debug monitor (breakpoints, watchpoints, or external debug requests)
13	Reserved	NA	-
14	PendSV	Programmable	Pendable request for system device
15	SYSTICK	Programmable	System Tick Timer

List of external interrupts

Exception Number	Exception Type	Priority
16	External Interrupt #0	Programmable
17	External Interrupt #1	Programmable
255	External Interrupt #239	Programmable











NVIC Programmers Model Table 6-1 NVIC registers

Address	Name	Туре	Reset	Description
0xE000E004	ICTR	RO	-	Interrupt Controller Type Register, ICTR
0xE000E100 - 0xE000E11C	NVIC_ISER0 - NVIC_ISER7	RW	0x00000000	Interrupt Set-Enable Registers
0xE000E180 - 0E000xE19C	NVIC_ICER0 - NVIC_ICER7	RW	0x00000000	Interrupt Clear-Enable Registers
0xE000E200 - 0xE000E21C	NVIC_ISPR0 - NVIC_ISPR7	RW	0x00000000	Interrupt Set-Pending Registers
0xE000E280 - 0xE000E29C	NVIC_ICPR0 - NVIC_ICPR7	RW	0x00000000	Interrupt Clear-Pending Registers
0xE000E300 - 0xE000E31C	NVIC_IABR0- NVIC_IABR7	RO	0x00000000	Interrupt Active Bit Register
0xE000E400 - 0xE000E4EC	NVIC_IPR0 - NVIC_IPR59	RW	0x00000000	Interrupt Priority Register
- From Cortex-M	13 Technical Refere	nce Man	ual	

	0xE00FFFFF		0xFFFFFFFF
	0xE00FF000 ROM table		
Memory	0xE0042000 External PPB	Vendor Specific	
	0xE0041000 ETM	Private Peripheral Bus - External	0vE0040000
i iviap	0xE0040000 TPIU	Private Peripheral Bus - Internal	0xE003FFFF
•			0xE0000000 0xDFFFFFFF
	0xE003FFFF Reserved		
	UXEUUUFUUU NVIC		
	0×E000E000	External Device 1GB	for courses
	0xE0003000 Reserved		
	0xE0002000 FPB		0
	0xE0001000 DWT		0x9FFFFFFF
	0xE0000000 ITM		
		External RAM	
	0x43FFFFFF	External KAM 1 GB	
	Dit hand all as		
	0x42000000		0x60000000
	0x41FFFFFF		0x5FFFFFFF
	0x40100000	Peripheral 0.5GB	Distantion of the
	0x40000000 Bit band region	N	0x4000000
			0x3FFFFFFF
	0x23FFFFFF	SRAM 0.5GB	
	Bit band alias		0v20000000
	0x22000000		0x1FFFFFFF
	0~20100000	Code 0.5GB	
	0x20000000 Bit band region		
			000000000 J 0x000000







 When the processor starts the interrupt handler, the bit is set to 1 and cleared when the interrupt return is executed. Interrupt Active Bit Status registers 0xE000E300-0xE000E31C 					
	Name	Туре	Reset Value	Description	
Address				Active status for external interrupt #0–31	
Address 0xE000E300	ACTIVE0	R	0		
Address 0xE000E300	ACTIVE0	R	0	bit[0] for interrupt #0	
Address 0xE000E300	ACTIVE0	R		bit[0] for interrupt #0	
Address 0xE000E300	ACTIVE0	R	0	bit[0] for interrupt #0 bit[1] for interrupt #1 	
Address 0xE000E300	ACTIVE0	R		bit[0] for interrupt #0 bit[1] for interrupt #1 bit[31] for interrupt #31	
Address 0xE000E300 0xE000E304	ACTIVE0	R	0	bit[0] for interrupt #0 bit[1] for interrupt #1 bit[31] for interrupt #31 Active status for external interrupt #32–63	

Priority Levels

- Each external interrupt has an associated prioritylevel register, which has a maximum width of 8 bits and a minimum width of 3 bits
- Interrupt Priority Level registers
 - 0xE000E400-0xE000E4EF

Address	Name	Туре	Reset Value	Description
0xE000E400	PRI_0	R/W	0 (8-bit)	Priority-level external interrupt #0
0xE000E401	PRI_1	R/W	0 (8-bit)	Priority-level external interrupt #1
	-	-	-	-
0xE000E41F	PRI_31	R/W	0 (8-bit)	Priority-level external interrupt #31
	-	-	-	-

See page 87-89 of LPC17xx user manual for description of IPR0..IPR8!







Vector Tables

- When an exception takes place and is being handled by the Cortex-M3, the processor will need to locate the starting address of the exception handler
- This information is stored in the vector table
- Each exception has an associated 32-bit vector that points to the memory location where the ISR that handles the exception is located
- Vectors are stored in ROM at the beginning of the memory

Address	Exception Number	Value (Word Size)
0x0000000	-	
0x00000004	1	Reset vector (program counter initial value)
0x0000008	2	NMI handler starting address
0x0000000C	3	Hard fault handler starting address
		Other handler starting address
COM location ocation 0x00 which is calle ceset vector irst thing exector	n 0x00000000 has the 0000004 contains the od the reset vector points to a function ecuted following reso can be relocated to	he initial stack pointer ne initial program counter (PC), n called reset handler, which is th set change interrupt handlers at









SYSTICK Timer Control and Status Regs

Bits	Name	Туре	Reset Value	Description
16	COUNTFLAG	R	0	Read as 1 if counter reaches 0 since last time this register is read; clear to 0 automatically when read or when current counter value is cleared
2	CLKSOURCE	R/W	0	0 = External reference clock (STCLK) 1 = Use core clock
1	TICKINT	R/W	0	1 = Enable SYSTICK interrupt generation when SYSTICK timer reaches 0 0 = Do not generate interrupt
0	ENABLE	R/W	0	SYSTICK timer enable

SYSTICK Control and Status Register (0xE000E010)

See page 505 of LPC17xx user manual for description !

		SYSTICK Rel	oad Value Register (1	0xE000E014)
Bits	Name	Туре	Reset Value	Description
23:0	RELOAD	R/W	0	Reload value when timer reaches 0

SYSTICK Current Value Register (0xE000E018)

Bits	Name	Туре	Reset Value	Description
23:0	CURRENT	R/Wc	0	Read to return current value of the timer.
				Write to clear counter to 0. Clearing of
				current value also clears COUNTFLAG in
				SYSTICK Control and Status Register

STSTICK Calibration Value Register (OREOOUEDTC)				
Bits	Name	Туре	Reset Value	Description
31	NOREF	R	-	1 = No external reference clock (STCLK not available) 0 = External reference clock available
30	SKEW	R	-	1 = Calibration value is not exactly 10 ms 0 = Calibration value is accurate
23:0	TENMS	R/W	0	Calibration value for 10 ms.; chip designer should provide this value via Cortex-M3 input signals. If this value is read as 0, calibration value is not available

SYSTICK Calibration Value Register (0xE000E01C)

Outline

- Introduction
- NVIC and Interrupt Control
- Interrupt Pending
- Examples
- Interrupt Service Routines



















Example 1: The program in assembly (1)

```
LDR R0, =0xE000ED0C ; Application Interrupt and Reset
                       ; Control Register
LDR R1, =0x05FA0500 ; Priority Group 5 (2/6)
STR R1, [R0]
                      ; Set Priority Group
. . .
MOV R4,#8
                       ; Vector Table in ROM
LDR R5, = (NEW_VECT_TABLE+8)
LDMIA R4!, {R0-R1} ; Read vectors address for NMI and
                       ; Hard Fault
STMIA R5!, {R0-R1} ; Copy vectors to new vector table
. . .
LDR R0,=0xE000ED08 ; Vector Table Offset Register
LDR R1,=NEW_VECT_TABLE
STR R1,[R0]
                      ; Set vector table to new location
. . .
```

```
Example 1: The program in assembly (2)
. . .
LDR
    R0,=IRQ7_Handler ; Get starting address of IRQ#7 handler
LDR
    R1,=0xE000ED08 ; Vector Table Offset Register
LDR
    R1,[R1]
    R1, R1, #(4*(7+16)); Calculate IRQ#7 handler vector
ADD
                     ; address
     R0,[R1]
                      ; Setup vector for IRQ#7
STR
. . .
     R0,=0xE000E400 ; External IRQ priority base
LDR
MOV
     R1, #0xC0
STRB R1,[R0,#7]
                     ; Set IRQ#7 priority to 0xC0
. . .
    R0,=0xE000E100
                     ; SETEN register
LDR
MOV
    R1,#(1<<7)
                     ; IRQ#7 enable bit (value 0x1 shifted
                     ; by 7 bits)
                      ; Enable the interrupt
STR R1, [R0]
```

Simplified procedure for setting up an interrupt

- If the application is stored in ROM and there is no need to change the exception handlers, we can have the whole vector table coded in the beginning of ROM in the Code region (0x0000000)
- This way, the vector table offset will always be 0 and the interrupt vector is already in ROM
- The only steps required to set up an interrupt are:
 - 1) Set up the priority group, if needed
 - 2) Set up the priority of the interrupt
 - 3) Enable the interrupt

#include "LPC17xx.h"						
	Example 2. Blink I FD					
int main (void)						
{						
// (1) Timer 0 configuration (see p	page 490 of user manual)					
LPC_SC->PCONP = 1 << 1; // Pow	er up Timer 0 (see page 63 of user manual)					
LPC_SC->PCLKSEL0 = 1 << 2; // Cl	ock for timer = CCLK, i.e., CPU Clock (see page 56 of user manual)					
LPC_TIM0->MR0 = 1 << 23; // Give a value suitable for the LED blinking						
// freq	juency based on the clock frequency (see page 492 and 496 of user manual)					
LPC_TIM0->MCR = 1 << 0; // Inte	rrupt on Match 0 compare (see page 492 and 496 of user manual)					
LPC TIM0->MCR = 1 << 1; // Reset timer on Match 0 (see page 492 and 496 of user manual)						
LPC TIM0->TCR = 1 << 1; // Manually Reset Timer 0 (forced); (see page 492 and 494 of user manual)						
LPC TIMO->TCR &= $\sim(1 << 1)$; // Stop resetting the timer (see page 492 and 494 of user manual)						
// (2) Enable timer interrupt; TIM	IER0 IRQn is 1, see lpc17xx.h and page 73 of user manual					
NVIC_EnableIRQ(TIMER0_IRQn); /	// see core_cm3.h header file					
LPC_11M0->1CR = 1 << 0; // Start	timer (see page 492 and 494 of user manual)					
LPC_SC->PCONP = (1 << 15); // F	Power up GPIO (see lab1)					
LPC_GPIO1->FIODIR = 1 << 29; //	Put P1.29 into output mode. LED is connected to P1.29					
while (1) // Why do we need this?	?					
{						
// do nothing						
}						
return 0;						
}						
-						





```
Example 3: Blink LED
#include "LPC17xx.h"
volatile uint32_t del;
void my_software_delay(uint32_t delay);
int main (void)
{
  NVIC_EnableIRQ(TIMER0_IRQn); // Enable Timer 0 interrupt
  LPC_SC->PCONP |= ( 1 << 15 ); // Power up GPIO
  LPC_GPIO1->FIODIR |= 1 << 29; // Put P1.29 into output mode. LED is connected to P1.29
  while(1)
  {
    my_software_delay(1 << 24); // Wait for about 1 second
   // This is a "software interrupt" as we "call" it from within
   // the program; It is not triggered from the outside;
    NVIC_SetPendingIRQ(TIMER0_IRQn); // Software interrupt
  }
  return 0;
}
```



Outline

- Introduction
- NVIC and Interrupt Control
- Interrupt Pending
- Examples
- Interrupt Service Routines



Interrupt/Exception Exits

- At the end of the exception handler, an exception exit (a.k.a interrupt return in some processors) is required to restore the system status so that the interrupted program can resume normal execution
- There are three ways to trigger the interrupt return sequence; all of them use the special value stored in the LR in the beginning of the handler:

Instructions that Can be Used for Triggering Exception Return

Return Instruction	Description
BX <reg></reg>	If the EXC_RETURN value is still in LR, we can use the <i>BX LR</i> instruction to perform the interrupt return.
POP {PC}, or POP {, PC}	Very often the value of LR is pushed to the stack after entering the exception handler. We can use the POP instruction, either a single POP or multiple POPs, to put the EXC_RETURN value to the program counter. This will cause the processor to perform the interrupt return.
LDR, or LDM	It is possible to produce an interrupt return using the LDR instruction with PC as the destination register.

